A modified SNIP process was used to fabricate high quality 0.5,2, and 4 (pm)2 small area Nb/AIOx/Nb trilayer tunnel junctions with current densities as large as 5000 A/cm2. The average junction quality factors for the junctions at 4.4K were Vm(2mV)=39 mV for 3,=3000 A/cm2 and Vm(2mV)=27 mV for Jc=5000A/cm2. The best values of Vm obtained were 50 mV for J,=3000 A/cm2 and 41 mV for Jc=5000 A/cm2. These devices were designed and fabricated for use in a W band mixer receiver. The substrate was 50pm thick fused or crystal quartz. Special methods were developed for handling such thin insulating substrates and patteming films. The fabrication process was self-aligned and used Si02 instead of anodized Nb as the thick insulator. Si02 isolated the junction area and defined the opening for contact to the Nb wiring layer. We have fabricated series arrays of up to 12 junctions, with individual junction areas of 0.5 (pm)2. The array I-V quality was not degraded compared to that of an individual junction.
Introduction

SIS (superconductor-insulator-superconductor) tunnel junctions are important heterodyne (mixing) elements at high
In order to operate in the low noise quantum regime, the device I-V characteristic needs to be "sharp" on the scale of the photon energy; the non-linearity at the sum gap must be smaller than the width of the photon induced step on the I-V curve, AV= h o l e = 400 pV at 100 GHz. In addition to this I-V requirement, the sub-gap leakage current should be small in order to limit shot noise contributions to the overall receiver noise. A useful SIS mixer device should also have other features including ruggedness, lack of aging, low specific capacitance, and operation at 4.2K. The device should also thermally cycle. Nb/AlO,/Nb trilayer tunnel junctions possess these qualities. Since the introduction of Nb/AIOx/Nb trilayers3 in 1983, they have been shown to be capable of near-ideal current voltage characteristics4 and to be compatible with small area fabrication technology? In particular, small, (1.5 pm x 1.5 Fm) Nb trilayer tunnel junctions are currently used as mixer receiver detection elements.6 Nb trilayers have shown no aging affects in ambient temperature storage?
For use as 100 GHz SIS mixer junctions, the Nb trilayer device fabrication must achieve reproducible, small area (<2pm2) tunnel junctions with low overlap capacitance between the Nb wiring layer and trilayer. Since low overlap capacitance was desired, technologies using Nb205 produced by anodization3~~.~-9 were undesirable. We chose instead to use a modified selective niobium insulation process (SNIP),1O.I1 which used Si02 (~=3.8) to isolate the junction areas. This process was general and would be useful whenever small, high quality tunnel junctions are necessary.
Processing
The general layout of the devices was as follows. The substrate was 25.4 mm x 25.4 mm x 50 pm fused or crystal quartz.12 This thickness was chosen based on scaie modelling of the mixer microstripline circuitry. The scale modelling showed that Manuscript received September 24, 1990. 3165 substrates thicker than 50 pm gave radiative losses. This could be due to higher modes in the substrate. Each substrate contained 102 chips of size lmm x 4 mm. Each individual chip had 1 to 12 junctions in series, dcliffeedlines, and rfcoupling structures. Some chips had a 2 pm wide microsmpline inductor in rf parallel with the mixer junctions (the equivalent circuits are discussed in reference 18). Due to the size of the devices and layout of the receiver, the dc characteristics were measured in the receiver using a two probe electrical configuration. The series resistance due to the contacts was less than a few ohms and was easily discemable; this contact resistance gave a finite slope to the "zero voltage" Josephson current. Since the contact resistance was a very small fraction of the device Rn, we do not expect it to have a large effect on the high frequency results. The substrates employed were fragile. Usual methods of substrate handling thus proved difficult. In order to decrease breakage losses, the quartz substrate was mounted on a 0.56 mm thick silicon wafer with silicone based high vacuum grease.13 Vacuum grease was chosen as the adhesive material since it contains no solvents which can escape and crack the substrate during photoresist baking, it provides a reasonable heat sink during sputtering, it is removable with the widely used solvent trichloroethane, and it can be made uniformly thin. Before being mounted together, the quartz and silicon wafers were solvent cleaned. Vacuum grease was then spread in the center 25.4 mm x 25.4 mm section of the silicon wafer. The cleaned quartz substrate was placed on the vacuum grease. After baking the wafers 5 minutes at 11 OOC, a contact mask aligner was used to press the two 0018-9464/91/0300-3165$01.00 0 1991 IEEE wafers together by slowing bringing them into contact with a mask. In this way, the grease spread uniformly underneath the quartz substrate and trapped air escaped. After this mounting procedure, the wafer composite cooled and the top surface of the quartz substrate was cleaned by spinning the composite quartz/silicon wafer on a spinner and spray solvent cleaning. All wafer cleaning during subsequent processing was done ' y spray solvent cleaning on a spinner in order to minimize the exposure of the vacuum grease to solvents. Normally, the quartz wafer, held down by vacuum grease, was not removed during the entire process, allowing the composite quartz/silicon wafer to be handled with standard procedures. This mounting method kept the quartz flat enough to contact print 0.7 pm linewidths without breaking the substrate during contact printing.
After mounting the quartz substrate onto the silicon carrier, 10 nm of AI was sputter deposited. This A1 acted as an etch stop in future processing as shown in Fig. la . AZ 5218 image reversal photoresist14 was used to define the trilayer deposition by liftoff. This eliminated the need for reactive ion etching to pattern the trilayer which can cause polymer f~r m a t i o n .~~ The trilayer mask level contained 2 Fm features. Without the thin A1 layer, this 2 pm resolution was not attainable on a transparent substrate in image reversal resist. (Without the thin AI underlayer, reflections from the back side of the substrate smeared the exposure profile.) The A1 is not transparent at the exposure wavelength, 365 nm, and was directly under the AZ 5218 resist, This A1 layer therefore allowed us to print this mask level with 2 pm linewidths. The Nb/AIOx/Nb mlayer was deposited and oxidized in-situ. Details of the mlayer deposition are presented elsewhere.16 The Nb layer thicknesses used were approximately 250 nm base electrode and 80 nm counter electrode. The A1 layer thickness was 10 nm.
The junction area was defined using AZ 5209 (nominally 900 nm thick) as a positive photoresist; an undercut resist edge profile was obtained with a chlorobenzene soak prior to resist d e~e l o p m e n t .~~ The Nb counter electrode was then reactive ion etched using CC12F2, with 8% Ar and 8% 0 2 (see Fig. la) . The Ar and 0 2 helped to prevent the formation of polymers. The photoresist "dot" was then uniformly shrunk in an 0 2 plasma. The plasma parameters were 300 mTorr of 0 2 and 50 Watts power. Although this 0 2 shrink process did not change the size of the photoresist "dot" dramatically, it proved necessary in order to achieve good device quality. The oxygen plasma may passivate the exposed edges of the counter electrode, thus eliminating conduction paths which would have been available should the edges of the counter-electrode not have been covered during the subsequent Si02 sputter deposition. The relatively high pressure of the plasma, 300 mTorr, also proved necessary for retaining the integrity of the photoresist undercut profile. Lower pressure plasmas attacked the top of the photoresist preferentially, while the 300 mTorr plasma shrank the "dot" more isotropically, as expected. After the photoresist "dot" shrinkage, the thin A1 underlayer was wet etched to eliminate conduction paths which shunted the tunnel junction to other circuit elements. (The thin A1 layer remained only under the remaining Nb trilayer; it was thus always electrically shunted by the trilayer.) 150 nm of Si02 was sputter deposited to isolate the junction (see Fig. lb) . Liftoff of the photoresist "dot" defined the contact window. During the Si02 sputtering, good heat sinking of the quartdsilicon wafer composite to the sputter chamber base plate with vacuum grease proved important in order to achieve liftoff of the photoresist "dot". The counter electrode was then ion beam cleaned, and a 200 nm thick Nb wiring layer, patterned by liftoff, was deposited (see Fig. IC ). After the patterning and deposition of Ti (for Au adhesion) and Au contact pads, (not shown in Fig. I ), the quartz substrate was removed from the Si host wafer by soaking in trichloroethane. The quartz wafer was then flipped over and remounted to the Si host wafer using vacuum grease as before. A 300 nm Nb ground plane and Ti/Au contact layer were sputtered onto the wafer, completing the devices (see Fig. IC ).
The quartz wafer was diced and individual device resistances were measured at room temperature. The room temperature measurement screened the chips for device flaws. The most common device flaw was inadequate "dot" liftoff, which caused the device to be an open circuit. Cold measurements of the chips were made in the mixer block. Since the block was thermally anchored to the helium bath but was in vacuum, most measurements were at 4.4 K.
Results
The devices were used as mixer receiver elements in the W band. Junctions of nominal areas 0.5, 2, and 4 (pm)2 were fabricated. Shown in Fig. 2 is the I-V trace of a single 0.5 (pm)* junction. AV, the width of the voltage rise at the sum gap, is less than 100 FV, which is less than h d e = 414 pV, the photon voltage width at 100 GHz. All single junctions and arrays measured showed AV < 200 FV/junction. The device with the I-V shown in Fig. 2 showed the best heterodyne results of the devices tabulated in Tab. 1.18 To relate the device quality to those obtained by other groups, we measured the quality factor Vm defined as Vm=IcRsg , where IC is the critical current of the array, and Rsg is the subgap resistance of the array at V= 2n mV where n is the number of junctions in the array. In devices with depressed critical currents (due to trapped flux, for example), we assumed that Ic=0.7 I , where I, is the current rise at the sum gap. In order to fair& compare arrays to single junctions, Vm for the array was divided by Table 1 . Parameters of several devices. The oxidation conditions to give the quoted J, were determined from measurements of large area devices on Si substrates. The expected Rn was calculated from the tabulated Jc and expected device area.
[tic number of junctions in the array to give V,/junction. Tab. 1 summarizes some of our results. Measurements of large area junctions on Si substrates were used to determine the oxidation conditions to produce the current densities given in Tab. 1. These same oxidation conditions were used for processing the trilayers on quartz substrates. All substrates were processed individually at the Westinghouse Science and Technology Center. Unfortunately, we were not able to independently measure Jc of the junctions on the cluartz substrates by measuring large area junctions. Included in Rib. 1 are device resistances which were expected based on the contact mask areas and oxidation conditions, as described above. Discrepancies between the designed and measured resistances indicate that the average Jc of the junctions fabricated on the quartz substrates does vary from wafer to wafer, and/or that the lithography is somewhat limited in reproducibility across the wafer; the linear dimensions vary by about f0.2 pm. The lithography limitation can be partially overcome by further optimizing resist exposure and chlorobenzene soak parameters. Such limitations on reproducibility were expected, since "window" geometry devices of sub-micron sizes are difficult to fabricate with optical lithography. 
Conclusions
Nb/AIOx/Nb trilayer tunnel junctions are nearly ideal as mixer receiver elements. The high frequency mixing results, presented elsewherel8 have shown that the device and receiver design are outstanding for microwave detection from 80-110 GHz. The fabrication process developed to produce these devices could be used whenever small, high quality, all refractory tunnel junctions are needed. The process allowed for fabrication of trilayers on thin (50pm) quartz substrates. Also important was the patteming of the trilayer by liftoff rather than reactive ion etching. In addition, the use of 5 0 2 , instead of the more common Nb2O5, is preferable when overlap capacitance is undesirable. This process should be suitable for higher frequency mixing applications where device dimensions and fabrication become more demanding. With proper design of the rf coupling structures, the smallest devices described here, 0.5 ( p m ) 2 , should show quantum mixing effects at frequencies up to 600 GHz, where wR,C = 7.' Finally, the fabrication process used only standard photolithography.
